Pop-Up Thingie

War Ensemble BBS
  • Home
  • Forum
  • Files
  • Log in

  1. Forum
  2. Newsgroups
  3. comp.arch
  • =?UTF-8?B?4oCcRmx1aWTigJ0=?= Circuit Board

    From Lawrence =?iso-8859-13?q?D=FFOliveiro?=@[email protected] to comp.arch on Thu May 28 00:08:38 2026
    From Newsgroup: comp.arch

    So how about a circuit board where the traces are made of liquid metal
    that can be made to reflow into new configurations? This way, the
    board can be configured into an entirely different circuit in less
    than a minute <https://www.tomshardware.com/tech-industry/prototype-of-the-worlds-first-fluid-circuit-board-can-be-physically-rewired-in-less-than-a-minute-startup-claims-could-make-hardware-iteration-1-000-times-faster-than-traditional-pcb>.

    Did Xilinx have some kind of reconfigurable gate system? As I recall,
    you had to reload the gate configuration into the chip every time it
    was powered up.
    --- Synchronet 3.22a-Linux NewsLink 1.2
  • From MitchAlsup@[email protected] to comp.arch on Thu May 28 01:34:44 2026
    From Newsgroup: comp.arch


    Lawrence =?iso-8859-13?q?D=FFOliveiro?= <[email protected]d> posted:

    So how about a circuit board where the traces are made of liquid metal
    that can be made to reflow into new configurations? This way, the
    board can be configured into an entirely different circuit in less
    than a minute <https://www.tomshardware.com/tech-industry/prototype-of-the-worlds-first-fluid-circuit-board-can-be-physically-rewired-in-less-than-a-minute-startup-claims-could-make-hardware-iteration-1-000-times-faster-than-traditional-pcb>.

    Did Xilinx have some kind of reconfigurable gate system? As I recall,
    you had to reload the gate configuration into the chip every time it
    was powered up.

    Get this to work at the 10nm level and we change FPGAs into recompilable Standard Cells.
    --- Synchronet 3.22a-Linux NewsLink 1.2
  • From Josh Vanderhoof@[email protected] to comp.arch on Wed May 27 23:27:18 2026
    From Newsgroup: comp.arch

    MitchAlsup <[email protected]d> writes:

    Lawrence =?iso-8859-13?q?D=FFOliveiro?= <[email protected]d> posted:

    So how about a circuit board where the traces are made of liquid metal
    that can be made to reflow into new configurations? This way, the
    board can be configured into an entirely different circuit in less
    than a minute
    <https://www.tomshardware.com/tech-industry/prototype-of-the-worlds-first-fluid-circuit-board-can-be-physically-rewired-in-less-than-a-minute-startup-claims-could-make-hardware-iteration-1-000-times-faster-than-traditional-pcb>.

    Did Xilinx have some kind of reconfigurable gate system? As I recall,
    you had to reload the gate configuration into the chip every time it
    was powered up.

    Get this to work at the 10nm level and we change FPGAs into recompilable Standard Cells.

    When CPUs have certain things "fused off" either because they didn't
    work or for market segmentation, could the same technique be used for
    one time programmability on a fine level?
    --- Synchronet 3.22a-Linux NewsLink 1.2
  • From Lawrence =?iso-8859-13?q?D=FFOliveiro?=@[email protected] to comp.arch on Thu May 28 04:52:12 2026
    From Newsgroup: comp.arch

    On Wed, 27 May 2026 23:27:18 -0400, Josh Vanderhoof wrote:

    When CPUs have certain things "fused off" either because they didn't
    work or for market segmentation, could the same technique be used
    for one time programmability on a fine level?

    Been done. I can remember in the early days of virtualization
    capability becoming common, some machines from a certain vendor
    shipped with chips that had that capability turned off in the ROM
    BIOS, in such a way that any OS that booted on it was unable to
    override.
    --- Synchronet 3.22a-Linux NewsLink 1.2
  • From scott@[email protected] (Scott Lurndal) to comp.arch on Thu May 28 13:55:44 2026
    From Newsgroup: comp.arch

    Josh Vanderhoof <[email protected]> writes:
    MitchAlsup <[email protected]d> writes:

    Lawrence =?iso-8859-13?q?D=FFOliveiro?= <[email protected]d> posted:

    So how about a circuit board where the traces are made of liquid metal
    that can be made to reflow into new configurations? This way, the
    board can be configured into an entirely different circuit in less
    than a minute
    <https://www.tomshardware.com/tech-industry/prototype-of-the-worlds-first-fluid-circuit-board-can-be-physically-rewired-in-less-than-a-minute-startup-claims-could-make-hardware-iteration-1-000-times-faster-than-traditional-pcb>.

    Did Xilinx have some kind of reconfigurable gate system? As I recall,
    you had to reload the gate configuration into the chip every time it
    was powered up.

    Get this to work at the 10nm level and we change FPGAs into recompilable
    Standard Cells.

    When CPUs have certain things "fused off" either because they didn't
    work or for market segmentation, could the same technique be used for
    one time programmability on a fine level?

    e-fuses are commonly used for that capability. The key is that
    once blown, they -cannot- be reconfigured.
    --- Synchronet 3.22a-Linux NewsLink 1.2
  • Who's Online

  • System Info

    Sysop: DaiTengu
    Location: Appleton, WI
    Users: 1,123
    Nodes: 10 (0 / 10)
    Uptime: 34:20:30
    Calls: 14,371
    Files: 186,380
    D/L today: 1,017 files
    (282M bytes)
    Messages: 2,540,613

© War Ensemble BBS, 2026